KM0920.1CCPCD1 PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants

· Wise et al

Appl. No.

: 09/770.157 : January 26, 2001

Filed

For

: MULTISTANDARD VIDEO

DECODER AND DECOMPRESSION SYSTEM

FOR PROCESSING

ENCODED BIT STREAMS INCLUDING START CODE DETECTION AND METHODS

RELATING THERETO

Fxaminer

: Dustin Nguyen

Group Art Unit : 2154 Confirmation No.: 8565

TERMINAL DISCLAIMER TO OBVIATE A DOUBLE PATENTING REJECTION OVER A PRIOR PATENT

Commissioner for Patents P O Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Disclaimer by Assignee

Assignee, Coases Investment Bros. L.L.C., ("Assignee"), hereby disclaims, except as provided below, the terminal part of the statutory term of any patent granted on the above-identified application which would extend beyond the expiration date of the full statutory term of U.S. Patent No. 5,978,592, and hereby agrees that any patent so granted on the above-identified application shall be enforceable only for and during such period that such patent so granted on the above-identified application and U.S. Patent No. 5,978,592 are co-owned. This agreement extends to any patent granted on the above-identified application and shall be binding on Assignee, its successors, or assigns.

Application No.: 09/770,157

Filed: January 26, 2001

Assignee does not disclaim the terminal part of any patent granted on the aboveidentified application prior to the earlier of (i) the expiration date of the full statutory term of U.S. Patent No. 5,978,592 and (ii) the expiration date of the full statutory term of any patent issuing from the above-identified application, in the event that either one later expires for failure to pay a maintenance fee, is held unenforceable, is found invalid, is statutorily disclaimed in whole or is terminally disclaimed under 37 C.F.R. § 1.321(a).

has all claims canceled by a reexamination certificate, or is otherwise terminated prior to

expiration of its full statutory term. Right of Assignee and Ownership

In accordance with 37 C.F.R. § 3.73(b), Assignee represents that it is the owner of a 100 percent interest in the above-identified application and co-owned. Patent No. 5,978,592, all by virtue of an assignment, a copy of which is attached and will be forwarded to the Assignment Branch of the Patent and Trademark Office. The Assignee represents that, to the best of Assignee's knowledge and belief, title is in the Assignee seeking to take action.

Empowerment of Attorney

Pursuant to 37 C.F.R. 1.321(a) the undersigned attorney of record is empowered to act on behalf of the Assignee, by virtue of a Power of Attorney.

This Terminal Disclaimer is accompanied by the \$130 fee set forth in 37 C.F.R. § 1.20(d).

Respectfully submitted,

KNOBBE, MARTENS, OLSON & BEAR, LLP

Dated: 7-7/-08

John R. King

Registration No. 34,362 Attorney of Record

Customer No. 20.995 (949) 760-0404

5648040 071708

Schedule A

ASSIGNMENT OF PATENTS

This Assignment of Patents ("Assignment") is made and entered into on this 2nd day of April.

2008, by and between:

just westing subject to the

Discoulision Pissociates a printerstup load with a principal place of business at 2265 East 2265 Street, Loag Stock, California ("ASSIGNOR"); and

COASES INVESTMENTS BODS, L.L.C. . . . a <u>Delaware LIC</u>, with a principal place of business at <u>1209 Droage Street</u> <u>Willmagton</u>, <u>DE 19801</u> ("ASSIGNEE").

WHEREAS, ASSIGNOR has agreed to assign and transfer to ASSIGNEE all right, title and interest in and to the Assigned Patents (as defined below).

NOW, THEREFORE, in consideration of the sum of one hundred dollars (US\$100.00), the agreements related to this Assignment, and other good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, ASSIGNOR, intending to be legally bound, and upon the terms set forth herein, agroes as follows:

ASSIGNOR does hereby irrevocably assign, sell, transfer and set over to ASSIGNUE is entire right, title and interest in, to and under the patents and patent applications set forth on <u>Attachment A</u> attacked hereto, including all rights pursuant to 35 U.S.C. § 154 any and all letters patents issuing from any continuing, divisional and continuation-in-part applications; any requests for continuing examination, substitutions, reissues, extensions, renewals and recommendation of the progening all inventions and discoveries described in any of the forgoing; and all rights to apply in any country for any foreign counterpart, certification of invention or other governmental grant or issuance corresponding to any of the foreign throughout the world (collectively, the "Assigned Patents"), including any and all past, present and future causes of action and other enforcement actions (including, without limitation, for injunctive remodels and relief) and rights to damages and profits, due or account, relating to any of the foreigning, including the right to sue and recover for, and the right to profits and damages, due or accorned, arising to the order of the inventions disoloted in the Assigned Patents includes all documents related to the conception, diligence and reduction to practice of the inventions disoloted in the Assigned Patents and all domestic and international patent fling documents.

The terms and conditions of this Assignment will inure to the benefit of ASSIGNEE, its successors, assigns and other legal representatives and will be binding upon ASSIGNOR, its successors, assigns and other legal representatives.

IN WITNESS WHEREOF, ASSIGNOR has caused this Assignment of Patents to be executed by its duly authorized representative on the date set forth below.

ASSIGNOR

Printed Name: DENNA FISC Title (if applicable): PRESIDENT

| | Aline | 4 1101-11 11 | | | | |
|--------------------|---|----------------------------|----------------------------|-------------------------------|---------------------------|--|
| Jurisdiction AT | Title PHASE LOCKED LOOP | Appl. Number 95301251.5 | Filing Date 27-Feb-1995 | <u>issue No.</u> E 183,862 | Issue Date 25-Aug-1999 | |
| AT | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | E 184,146 | 1-Sep-1999 | |
| AU | GALOIS FIELD MULTIPLIER FOR REED-SOLOMON DECODER | 39918/97 | 3-Oct-1997 | 699,253 | 11-Mar-1999 | |
| AU | AN ERROR DETECTION AND CORRECTION SYSTEM FOR A STREAM OF ENCOPED DATA | 55829/96 | 6-Jun-1996 | 699,565 | 25-Mar-1999 | |
| AU | VIDEO DECOMPRESSION | 25019/95 | 17-Jul-1995 | 701,335 | 13-May-1999 | |
| AU | SIGNAL PROCESSING SYSTEM | 48119/96 | 15-Mar-1996 | 710,586 | 20-Jan-2000 | |
| AU | SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL PREQUENCY DIVISION MULTIPLEXING | 51471/98 | 22-Oct-1997 | 727,726 | 5-Apr-2001 | |
| AU | SIGNAL PROCESSING SYSTEM | 42421/99 | 15-Mar-1996 | 730,924 | 5-Jul-2001 | |
| BE | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| BE | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| CA | METHOD AND ARRANGEMENT FOR TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | 2,099,148 | 25-Jun-1993 | 2,099,146 | 8-Dec-1998 | |
| CA | LOGIC OUTPUT DRIVER | 2,099,171 | 25-Jun-1993 | 2,099,171 | 29-Sep-1998 | |
| CA | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 2,099,172 | 25-Jun-1993 | 2,099,172 | 14-Aug-2001 | |
| ÇA | PHASE LOCKED LOOP WITH IMPROVED NOISE REJECTION CAPABILITY WHEN IN THE LOCKED STATE | 2,143,017 | 21-Feb-1995 | 2,143,017 | 5-Oct-1999 | |
| CA | PREDICTION FILTER | 2.145.218 | 22-Mar-1995 | 2,145,218 | 5-Oct-1999 | |
| | MULTISTANDARD VIDEO DÉCODER AND DÉCOMPOSITION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START CODES AND METHODS RELATING THERETO | 2,145,222 | 22-Mar-1995 | 2,145,222 | 10-Sep-2002 | |
| | HUFFMAN DECODER | | | | | |
| | | 2,145,223 | 22-Mar-1995 | 2,145,223 | 5-Oct-1999 | |
| | BUFFER MANAGER | 2,145,361 | 23-Mar-1995 | 2,145,361 | 7-Sep-1999 | |
| | RAM INTERFACE | 2,145,363 | 23-Mar-1995 | 2,145,363 | 13-Jul-1999 | |
| | METHOD FOR ACCESSING BANKS OF DRAM | 2,145,365 | 23-Mar-1995 | 2,145,365 | 27-Apr-1999 | |
| | CLOCK DIVIDER | 2,145,367 | 23-Mar-1995 | 2,145,367 | 29-Dec-1998 | |
| | METHOD AND APPARATUS FOR ADDRESSING MEMORY | 2,145,379 | 23-Mar-1995 | 2,145,379 | 8-Jun-1999 | |
| CA | VIDEO PARSER AND PIPELINE SYSTEM INCLUDING SAME AND METHODS RELATING THERETO | 2,145,425 | 23-Mar-1995 | 2,145,425 | 1-Oct-2002 | |
| | MULTI-STANDARD CONFIGURATION | 2,145,549 | 22-Mar-1995 | 2,145,549 | 20-Feb-2001 | |
| CA I | DATA RATE CONVERSION | 2,156,679 | 22-Aug-1995 | 2,156,679 | 20-Feb-2001 | |
| CA : | SIGNAL PROCESSING SYSTEM | 2,170,344 | 26-Feb-1996 | 2,170,344 | 25-Sep-2001 | |
| CH I | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| CH : | SIGNAL PROCESSING SYSTEM | 98301867.6 | 19-Mar-1998 | 0,748,118 | 1-Sep-1999 | |
| CN S | START CODE DETECTOR | 95103213.5 | 24-Mar-1995 | 95103213.5 | 3-Nov-2004 | |
| CN (| METHOD AND DEVICE FOR DATA RATE CONVERTING | 95116376.0 | 23-Aug-1996 | 95116376.0 | 15-Jan-2003 | |
| , | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 92306038.8 | 30-Jun-1992 | 69229338T2 | 2-Jun-1999 | |
| | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 695116053 | 25-Aug-1999 | |
| | SERIAL DATA PROCESSING USING A PIPELINE | 95301299.4 | 10-Mar-1995 | 69520076 | 14-Feb-2001 | |
| | PIPELINE DECODING SYSTEM | 98202132.1 | 28-Feb-1995 | 69520893.4 | 9-May-2001 | |
| DE M | METHOD FOR ACCESSING BANKS OF DRAM | 00201754.9 | 28-Feb-1995 | 69533630.4 | 6-Oct-2004 | |
| | | | | | | |

| | Aire | | | | | |
|--------------|---|----------------------------|----------------------------|-------------------------|--------------------------|--|
| Jurisdiction | Title SIGNAL PROCESSING SYSTEM | Appl. Number 96301867.6 | Filing Date 19-Mar-1996 | issue No. 69604020T2 | Issue Date 1-Sep-1999 | |
| DE | SIGNAL PROCESSING SYSTEM | 98202129.7 | 19-Mar-1996 | 69613007.6 | 23-May-2001 | |
| DE | METHOD AND CIRCUIT FOR THE SYNCHRONIZATION OF AN OPOM RECEIVER | 97420183.2 | 3-Oct-1997 | 69703016.4 | 6-Sep-2000 | |
| DK | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| ES | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| FR | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 92306038.8 | 30-Jun-1992 | 0,576,749 | 2-Jun-1999 | |
| .FR | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| FR | SERIAL DATA PROCESSING USING A PIPELINE | 95301299.4 | 10-Mar-1995 | 0,674,442 | 14-Feb-2001 | |
| FR | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| FR | METHOD AND CIRCUIT FOR THE SYNCHRONIZATION OF AN OFDM RECEIVER | 97420183.2 | 3-Oct-1997 | 0,840,485 | 6-Sep-2000 | |
| FR | SIGNAL PROCESSING SYSTEM | 98202129.7 | 19-Mar-1996 | 0,877,516 | 23-May-2001 | |
| FR | PIPELINE DECODING SYSTEM | 98202132.1 | 28-Feb-1995 | 0,884,910 | 9-May-2001 | |
| FR | METHOD FOR ACCESSING BANKS OF DRAM | 00201754.9 | 28-Feb-1995 | 1,026,600 | 6-Oct-2004 | |
| GB | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 92306038.8 | 30-Jun-1992 | 0,576,749 | 2-Jun-1999 | |
| GB | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| GB | SERIAL DATA PROCESSING USING A PIPELINE | 95301299.4 | 10-Mar-1995 | 0,674,442 | 14-Feb-2001 | |
| GB | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| GB | TIMING SYNCHRONIZATION IN A RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 97420183.2 | 3-Oct-1997 | 0,840,485 | 6-Sep-2000 | |
| GB | SIGNAL PROCESSING SYSTEM | 98202129.7 | 19-Mar-1996 | 0,877,516 | 23-May-2001 | |
| GB | PIPELINE DECODING SYSTEM | 98202132.1 | 28-Feb-1995 | 0,884,910 | 9-May-2001 | |
| GB | METHOD FOR ACCESSING BANKS OF DRAM | 00201754.9 | 28-Feb-1995 | 1,026,600 | 6-Oct-2004 | |
| GB | CLOCK DIVIDER | 9405806.2 | 24-Mar-1994 | 2,287,812 | 24-Sep-1997 | |
| GB | PREDICTION FILTER | 9505942.4 | 23-Mar-1995 | 2,287,850 | 28-Oct-1998 | |
| GB | PIPELINE | 9504046.5 | 28-Feb-1995 | 2,288,620 | 14-Opt-1998 | |
| GВ | RECONFIGURABLE PROCESS STAGE | 9504047.3 | 28-Feb-1995 | 2,288,521 | 14-Oct-1998 | |
| GB | START CODE DETECTOR | 9504019.2 | 28-Feb-1995 | 2,288,957 | 23-Sep-1998 | |
| GB | TIME SYNCHRONIZATION IN A MULTIPLEXED DATA | | 7-Jun-1995 | 2,293,076 | 23-Jun-1999 | |
| GB | PREDICTION FILTER | 9807476.8 | 23-Mar-1995 | 2,321,566 | 28-Oct-1998 | |
| GB · | METHOD AND APPARATUS FOR INTERFACING WITH RAM | 9503964.0 | 28-Feb-1995 | 2,287,808 | 5-Aug-1998 | |
| HK | CLOCK DIVIDER | 98102093.5 | 24-Mar-1994 | 1,003,250 | 16-Oct-1998 | |
| IE | PHASE LOCKED LOOP | 95301251,5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| 1E | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| IT | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| . п | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| JP | DATA PIPELINE SYSTEM | 5-162061 | 30-Jun-1993 | 2,834,388 | 2-Oct-1998 | |
| JP | METHOD AND ARRANGEMENT FOR TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | 5-157003 | 28-Jun-1993 | 2,962,970 | 6-Aug-1999 | |
| JP | IMPROVED PHASE LOCKED LOOP | 7-72450 | 7-Mar-1995 | 2,990,647 | 15-Oct-1999 | |
| JP | START CODE DETECTOR | 7-266760 | 24-Mar-1995 | 3,170,744 | 23-Mar-2001 | |
| JP | START CODE DETECTOR | 7-266750 | 24-Mar-1995 | 3,174,996 | | |
| JP | DATA RATE CONVERSION | 7-237774 | 23-Aug-1995 | 3,174,996 | 6-Apr-2001 | |
| | | . 201117 | | 9,109,031 | 18-May-2001 | |

| Jurisdiction | <u>Title</u> | Appl. Number | Filing Date 24-Mar-1995 | <u>Issue No.</u> 3,302,526 | Issue Date 26-Apr-2002 | |
|--------------|---|--------------------|----------------------------|-------------------------------|---------------------------|--|
| JP | START CODE DETECTOR RECONFIGURABLE PROCESS STAGE | 7-89997 7-90010 | 24-Mar-1995 | 3,302,527 | 28-Apr-2002 | |
| JP | START CODE DETECTOR | 7-90010 | 24-Mar-1995 | 3,302,527 | 26-Apr-2002 | |
| JP | START CODE DETECTOR | 7-266754 | 24-Mar-1995 | 3,302,538 | 26-Apr-2002 | |
| JP JP | START CODE DETECTOR | 7-266755 | 24-Mar-1995 | 3,302,539 | 26-Apr-2002 | |
| JP | START CODE DETECTOR | 7-266759 | 24-Mar-1995 | 3,302,540 | 26-Apr-2002 | |
| JP | AN ERROR DETECTION AND CORRECTION | 8-182654 | 7-Jun-1996 | 3,359,817 | 11-Ost-2002 | |
| JP | SYSTEM FOR A STREAM OF ENCODED DATA | | /~Jun-1990 | 3,309,017 | | |
| JP | PIPELINE | 2002-137983 | 24-Mar-1995 | 3,423,942 | 25-Apr-2003 | |
| JP | METHOD FOR ACCESSING BANKS OF DRAM | 7-202691 | 24-Mar-1995 | 3,741,464 | 18-Nov-2005 | |
| JP | METHOD FOR ACCESSING BANKS OF DRAM | 2000-288305 | 24-Mar-1995 | | | |
| JP | METHOD AND APPARATUS FOR INTERFACING WITH RAM | 7-202744 | 24-Már-1995 | | | |
| JP | START CODE DETECTOR | 7-266753 | 24-Mar-1995 | | | |
| JP | RECONFIGURABLE PROCESS STAGE | 7-266757 | 24-Mar-1995 | | | |
| JP | START CODE DETECTOR | 7-266758 | 24-Mar-1995 | | | |
| JP | TIMING SYNCHRONIZATION IN A RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 9-325119 | 21-Oct-1997 | | | |
| KR | IMPROVED PHASE LOCKED LOOP | 6174/1995 | 23-Mar-1995 | 234,923 | 20-Sep-1999 | |
| KR | AN ERROR DETECTION AND CORRECTION SYSTEM FOR A STREAM OF ENCODED DATA | 19952/1996 | 5-Jun-1996 | 265,674 | 16-Jun-2000 | |
| KR | DATA RATE CONVERSION | 26065/1995 | 23-Aug-1995 | 269.869 | 25-Jul-2000 | |
| KR | APPARATUS FOR SYNCHRONIZING TIME IN MULTIPLEXED DATA STREAM AND METHODS RELATING THERETO | 23121/1995 | 29-Jul-1995 | 270,798 | 7-Aug-2000 | |
| | METHOD AND APPARATUS FOR INTERFACING WITH RAM | 6173/1995 | 23-Mar-1995 | 275,427 | 21-Sep-2000 | |
| | INFORMATION PROCESSING SYSTEM INCLUDING RECONFIGURABLE PROCESSING STAGES | 6172/1995 | 23-Mar-1995 | 291,532 | 13-Mar-2001 | |
| KR | SIGNAL PROCESSING SYSTEM | 8056/1996 | 23-Mar-1998 | 300,539 | 18-Jun-2001 | |
| | A VIDEO DECOMPRESSION AND DECODING SYSTEM | 6170/1995 | 23-Mar-1995 | 304,511 | 23-Jul-2001 | |
| MX | IMPROVED PHASE LOCKED LOOP | 951056 | 21-Feb-1995 | 195,906 | 7-Apr-2000 | |
| MX | VIDEO DECOMPRESSION | 953251 | 27-Jul-1995 | 195,907 | 7-Apr-2000 | |
| MX | SIGNAL PROCESSING SYSTEM | 960999 | 15-Mar-1996 | 201,201 | 4-Apr-2001 | |
| MX | RECONFIGURABLE PROCESS STAGE | 951503 | 24-Mar-1995 | 222,894 | 23-Sep-2004 | |
| | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 92306038,8 | 30-Jun-1992 | 0,576,749 | 2-Jun-1999 | |
| NL | PHASE LOCKED LOOP | 95301251.5 | 27-Feb-1995 | 0,674,392 | 25-Aug-1999 | |
| NL | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| PT | SIGNAL PROCESSING SYSTEM | 96301867,6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| SE | SIGNAL PROCESSING SYSTEM | 96301867.6 | 19-Mar-1996 | 0,748,118 | 1-Sep-1999 | |
| SG | DATA RATE CONVERSION | 9501181-3 | 22-Aug-1995 | 44,324 | 16-Nov-1998 | |
| SG | TRACEBACK FOR VITERBI DECODER | 9703740-2 | 14-Oct-1997 | 65027 | 18-Jul-2000 | |
| TW | DATA RATE CONVERSION | 84108784 | 23-Aug-1995 | 079,688 | 21-Jul-1996 | |
| TW | SIGNAL PROCESSING SYSTEM | 85102368 | 28-Feb-1996 | 085.652 | 2-Aug-1997 | |
| | AN ERROR DETECTION AND CORRECTION SYSTEM FOR A STREAM OF ENCODED DATA | 85106624 | 3-Jun-1996 | 088,638 | 1-Dec-1997 | |
| | | | | | | |

| Jurisdiction TW | Title TRACEBACK FOR VITERBI DECODER | Appl. Number 86116570 | Filing Date 6-Nov-1997 | Issue No. 102,203 | Issue Date 2-Aug-1999 |
|--------------------|---|--------------------------|---------------------------|----------------------|--------------------------|
| TW | TIMING SYNCHRONIZATION IN A RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 86116437 | 5-Nov-1997 | 107,059 | 1-Jul-1999 |
| TW | MEMORY MANAGER FOR MPEG DECODER | 87105589 | 13-Apr-1998 | 114,623 | 11-May-2000 |
| US | LOGIC OUTPUT DRIVER | 08/082,264 | 24-Jun-1993 | 5,455,522 | 3-Oot-1995 |
| US | METHOD AND ARRANGEMENT FOR | 08/082,087 | | 5,479,364 | |
| | TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | V8/U82,U87 | 24-Jun-1993 | 3,479,304 | 26-Dec-1995 |
| US | CLOCK DIVIDER | 08/409,108 | 23-Mar-1995 | 5,488,646 | 30-Jan-1996 |
| US | METHOD AND ARRANGEMENT FOR TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | 08/404,067 | 14-Mar-1995 | 5,590,067 | 31-Dec-1996 |
| US | METHOD AND ARRANGEMENT FOR TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | 08/400,723 | 7-Mar-1995 | 5,594,678 | 14-Jan-1997 |
| US | METHOD AND ARRANGEMENT FOR TRANSFORMATION OF SIGNALS FROM A FREQUENCY TO A TIME DOMAIN | 08/400,722 | 7-Mar-1995 | 5,596,517 | 21-Jan-1997 |
| US | START CODE DETECTOR | 08/400,201 | 7-Mar-1995 | 5,603,012 | 11-Feb-1997 |
| us | CLOCK DIVIDER | 08/567,555 | 5-Dec-1995 | 5,817,458 | 1-Apr-1997 |
| ŲS | PREDICTION FILTER | 08/399,810 | 7-Mar-1995 | 5,625,571 | 29-Apr-1997 |
| US | COMPARATOR CIRCUIT | 08/480,997 | 7-Jun-1995 | 5,635,864 | 3-Jun-1997 |
| US | SIGNAL PROCESSING APPARATUS AND METHOD | 08/481,107 | 7-Jun-1995 | 5,668,831 | 16-Sep-1997 |
| US | NOISE COMPENSATED PHASE LOCKED LOOP | 08/396.834 | 1-Mar-1995 | 5,677,648 | 14-Oct-1997 |
| | BUFFER MANAGEMENT IN AN IMAGE FORMATTER | 08/485,242 | 7-Jun-1995 | | |
| | | 00/400,242 | 1-2011-1980 | 5,689,313 | 18-Nov-1997 |
| | SIGNAL PROCESSING APPARATUS AND METHOD | 08/481,541 | 7-Jun-1995 | 5,692,020 | 25-Nov-1997 |
| | METHOD AND APPARATUS FOR USING A FIXED WIDTH WORD FOR ADDRESSING VARIABLE WIDTH DATA | 08/474,220 | 7-Jun-1995 | 5,699,544 | 16-Dec-1997 |
| ŲS | VIDEO DECOMPRESSION | 08/481,765 | 7-Jul-1995 | 5,703,793 | 30-Dec-1997 |
| | SIGNAL PROCESSING APPARATUS AND METHOD | 08/477,965 | 7-Jun-1995 | 5,717,716 | 10-Feb-1998 |
| | SIGNAL PROCESSING SYSTEM | 08/480,976 | 7-Jun-1995 | 5,724,396 | 3-Mar-1998 |
| | INTERFACE FOR CONNECTING A BUS TO A RANDOM ACCESS MEMORY | 08/812,820 | 6-Mar-1997 | 5,724,537 | 3-Mar-1998 |
| | ARRANGEMENT FOR PROCESSING PACKETIZED DATA | 08/481,772 | 7-Jun-1995 | 5,740,460 | 14-Apr-1998 |
| | AN ERROR DETECTION AND CORRECTION SYSTEM FOR A STREAM OF ENCODED DATA | 08/638,273 | 26-Apr-1996 | 5,742,622 | 21-Apr-1998 |
| US : | SIGNAL PROCESSING APPARATUS AND METHOD | 08/486,750 | 7-Jun-1995 | 5,761,210 | 2-Jun-1998 |
| 1 | FECHNIQUE FOR ADDRESSING A PARTIAL WORD AND CONCURRENTLY PROVIDING A SUBSTITUTION FIELD | 08/473,868 | 7-Jun-1995 | 5,761,741 | 2-Jun-1998 |
| | TOKEN-BASED ADAPTIVE VIDEO PROCESSING ARRANGEMENT | 08/399,898 | 7-Mar-1995 | 5,768,561 | 16-Jun-1998 |
| | TOKEN-BASED ADAPTIVE VIDEO PROCESSING ARRANGEMENT | 08/479,910 | 7-Jun-1995 | 5,768,629 | 16-Jun-1998 |
| | HUFFMAN DECODER | 08/400,072 | 16-Jun-1995 | 5,784,631 | 21-Jul-1998 |
| | BIGNAL PROCESSING SYSTEM | 08/471,874 | 7-Jun-1995 | 5,793,818 | 11-Aug-1998 |
| US F | PARALLEL HUFFMAN DECODER | 08/476,814 | 7-Jun-1995 | 5,798,719 | 25-Aug-1998 |

| Jurisdiction US | Title METHOD FOR ACCESSING A MEMORY USING A PROGRAMMABLE STATE MACHINE | Appl. Number 08/481,561 | Filing Date 7-Jun-1995 | Issue No. 6,801,973 | Issue Date 1-Sep-1998 |
|--------------------|---|----------------------------|---------------------------|------------------------|--------------------------|
| US | INVERSE QUANTIZER | 08/947,727 | 25-Sep-1997 | 5,809,270 | 15-Sep-1998 |
| US | GALOIS FIELD MULTIPLIER FOR REED-SOLOMON DECODER | 08/801,544 | 18-Feb-1997 | 5,818,855 | 6-Oct-1998 |
| US | VIDEO DECOMPRESSION | 08/473,813 | 7-Jun-1995 | 5,821,885 | 13-Oct-1998 |
| US | TOKEN-BASED ADAPTIVE VIDEO PROCESSING ARRANGEMENT | 08/482,381 | 7-Jun-1995 | 5,828,907 | 27-Oct-1998 |
| us | TECHNIQUE FOR IMPLEMENTING A SWING BUFFER IN A MEMORY ARRAY | 08/486,908 | 7-Jun-1995 | 5,829,007 | 27-Oct-1998 |
| us | TOKEN-BASED ADAPTIVE VIDEO PROCESSING ARRANGEMENT | 08/487,134 | 7-Jun-1995 | 5,835,792 | 10-Nov-1998 |
| US | PADDING APPARATUS FOR PASSING AN ARBITRARY NUMBER OF BITS THROUGH A BUFFER IN A PIPELINE BYSTEM | 08/400,211 | 7-Mar-1995 | 5,842,033 | 24-Nov-1998 |
| US | BUFFER MANAGER | 08/474,603 | 7-Jun-1995 | 5,861,894 | 19-Jan-1999 |
| US | SYSTEM FOR MICROPROGRAMMABLE STATE MACHINE IN VIDEO PARSER DISABLING PORTION OF PROCESSING STAGES RESPONSIVE TO SEQUENCE, END TOKEN GENERATING BY TOKEN GENERATOR RESPONSIVE TO RECEIVED DATA | 08/484,578 | 7-Jun-1995 | 5,878,273 | 2-Mar-1999 |
| US | INVERSE MODELLER | 08/947,675 | 2-Oct-1997 | 5.881.301 | 9-Mar-1999 |
| US | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 08/804,620 | 24-Feb-1997 | 5,907,692 | 25-May-1999 |
| us - | SIGNAL PROCESSING APPARATUS AND METHOD | 08/480,721 | 7-Jun-1995 | 5,910,960 | 8-Jun-1999 |
| US | TIMING SYNCHRONIZATION IN A RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 08/802,328 | 18-Feb-1997 | 5,953,311 | 14-Sep-1999 |
| US | PICTURE END TOKEN IN A SYSTEM COMPRISING A PLURALITY OF PIPELINE STAGES | 08/850,125 | 1-May-1997 | 5,956,519 | 21-Sep-1999 |
| US | INTERFACE FOR CORRECTING A BUS TO A RANDOM ACCESS MEMORY USING A SWING BUFFER AND A BUFFER MANAGER | 08/950,892 | 15-Oct-1997 | 5,956,741 | 21-Sep-1999 |
| US | TECHNIQUE FOR DECODING VARIABLE AND FIXED LENGTH CODES. | 08/484,170 | 7-Jun-1995 | 5,963,154 | 5-Oct-1999 |
| US | VIDEO DECOMPRESSION AND DECODING SYSTEM USING CONTROL AND DATA TOKENS | 08/947,676 | 8-Oct-1997 | 5,978,592 | 2-Nov-1999 |
| US | METHOD FOR STORING VIDEO INFORMATION | 08/488,348 | 7-Jun-1995 | 5,984,512 | 16-Nov-1999 |
| U8 | TRACEBACK STAGE FOR A VITERBI DECODER | 08/802,189 | 18-Feb-1997 | 5,987,637 | 16-Nov-1999 |
| US | VIDEO DECOMPRESSION | 08/947.677 | 7-Oct-1997 | 5,995,727 | 30-Nov-1999 |
| ŲS | METHOD FOR ACCESSING BANKS OF RAM | 08/474,231 | 7-Jun-1995 | 6,018,354 | 25-Jan-2000 |
| US | SYSTEM FOR MICROPROGRAMMABLE STATE MACHINE IN VIDEO PARSER CLEARING AND RESETTING PROCESSING STAGES RESPONSIVE TO FLUSH TOKEN GENERATING BY TOKEN GENERATOR RESPONSIVE TO RECEIVED DATA | 08/955,476 | 21-Oct-1997 | 6,018,776 | 25-Jan-2000 |
| US | BUFFER MANAGER . | 08/876,720 | 16-Jun-1997 | 6.034.674 | 7-Mar-2000 |
| us | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 08/483,020 | 7-Jun-1995 | 6,035,126 | 7-Mar-2000 |
| US | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 08/903,969 | 31-Jul-1997 | 6,038,380 | 14-Mar-2000 |
| | | | | | |

| | | Alla | TIMENT A | | | | |
|-----|-----------------|--|----------------------------|---------------------------|------------------------|--------------------------|--|
| Jur | isdiction US | Title TECHNIQUE FOR INITIATING PROCESSING OF A DATA STREAM OF ENCODED VIDEO INFORMATION | Appl. Number 08/400,141 | Filing Date 7-Mar-1995 | issue No. 6,047,112 | issus Date 4-Apr-2000 | |
| | us | PICTURE START TOKEN | 08/946.754 | 7-Oct-1997 | 6,087,417 | 23-May-2000 | |
| | US | CODING STANDARD TOKEN IN A SYSTEM COMPRISING A PLURALITY OF PIPELINE STAGES | 08/937,143 | 24-Sep-1997 | 6,079,009 | 20-Jun-2000 | |
| | UŞ | PIPELINE PROCESSING MACHINE HAVING A PLURALITY OF RECONFIGURABLE PROCESSING STAGES INTERCONNECTED BY A TWO-WIRE INTERPACE BUS | 08/967,515 | 11-Nov-1997 | 8,112,017 | 29-Aug-2000 | |
| | us | METHOD FOR ADDRESSING DATA HAVING VARIABLE DATA WIDTH USING A FIXED NUMBER OF BITS FOR ADDRESS AND WIDTH DEFINING FIELDS | 08/484,456 | 7-Jun-1996 | 6,119,213 | 12-Sep-2000 | |
| | US | MEMORY MANAGER FOR MPEG DECODER | .08/834,158 | 14-Apr-1997 | 6,122,315 | 19-Sep-2000 | |
| | US | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 06/984,546 | 3-Dec-1997 | 6,122,726 | 19-Sep-2000 | |
| | US | METHOD OF ASYNCHRONOUS MEMORY ACCESS | 09/272,521 | 18-Mar-1999 | 6,141,721 | 31-Oct-2000 | |
| | au | ERROR DETECTION AND CORRECTION SYSTEM FOR A STREAM OF ENCODED DATA | 08/971,198 | 14-Nov-1997 | 6,154,871 | 28-Nov-2000 | |
| | us | APPARATUS AND METHOD FOR PROCESSING DATA WITH AN ARITHMETIC UNIT | 08/487,356 | 7-Jun-1995 | 6,217,234 | 17-Apr-2001 | |
| | us | PIPELINE PROCESSING MACHINE WITH INTERACTIVE STAGES OPERABLE IN RESPONSE TO TOKENS AND SYSTEM AND METHODS RELATING THERETO | 08/484,730 | 7-Jun-1995 | 6,263,422 | 17-Jul-2001 | |
| | US | METHOD FOR ACCESSING BANKS OF DRAM | 09/325,691 | 1-Jun-1999 | 6.297.857 | 2-Oct-2001 | |
| | us | DATA RATE CONVERSION | 08/516,038 | 17-Aug-1995 | 6.326,999 | 4-Dec-2001 | |
| | US | VIDEO PARSER | 08/992.859 | 10-Dac-1997 | 6,330,665 | 11-Dec-2001 | |
| | us | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START CODES AND METHODS RELATING THERETO | 09/307,239 | 7-Oct-1997 | 6,330,666 | 11-Dec-2001 | |
| | UŞ | SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 08/956,300 | 22-Oct-1997 | 6,359,938 | 19-Mar-2002 | |
| | | METHOD AND APPARATUS FOR PROCESSING VIDEO DATA | 09/330,795 | 14-Jun-1999 | 6,378,030 | 23-Apr-2002 | |
| | us | METHOD AND APPARATUS FOR DISPLAYING VIDEO DATA | 09/323,627 | 1-Jun-1999 | 6,417,859 | 9-Jul-2002 | |
| | US | DATA PIPELINE SYSTEM AND DATA ENCODING METHOD | 08/482,296 | 7-Jun-1995 | 6,435,737 | 20-Aug-2002 | |
| | | SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING | 09/995,011 | 27-Nov-2001 | 6,687,315 | 3-Feb-2004 | |
| | | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION METHOD FOR PROCESSING ENCODED BIT STREAMS ACCORDING TO RESPECTIVE DIFFERENT STANDARDS | 09/778,377 | 7-Feb-2001 | 6,697,930 | 24-Feb-2004 | |
| | US | A MEMORY INTERFACE FOR READING/WRITING DATA FROM/TO A MEMORY | 08/991,234 | 16-Dec-1997 | 6,799,246 | 28-Sep-2004 | |
| | | | | | | | |

| Jurisdiction US | Title IIITTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING A STANDARD-INDEPENDENT STAGE AND METHODS RELATING THERETO | Appl. Number 09/773,473 | Filing Date 1-Feb-2001 | <u>Issue No.</u> 6,892,296 | <u>Issue Date</u> 10-May-2005 |
|--------------------|---|----------------------------|---------------------------|-------------------------------|----------------------------------|
| us | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION BYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING A DECODER WITH TOKEN GENERATOR AND METHODS RELATING THERSTO | 09/777,283 | 6-Feb-2001 | 6,910,125 | 21-Jun-2005 |
| US | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING PIPELINE PROCESSING AND METHODS RELATING THERETO | 09/776,641 | 5-Feb-2001 | 6,950,930 | 27-Sep-2005 |
| | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START CODES AND METHODS RELATING THERETO | 09/689,120 | 12-Oct-2000 | 7,095,783 | 22-Aug-2006 |
| - | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START CODES AND METHODS RELATING THERETO | 09/772,698 | 30-Jan-2001 | 7,149,811 | 12-Dec-2006 |
| | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING A VIDEO FORMATTER AND METHODS RELATING THERETO | 09/974,530 | 10-Oct-2001 | 7,230,986 | 12-Jun-2007 |
| | MULTISTANDARD VIDEO DECODER AND DECOMPRESSION SYSTEM FOR PROCESSING ENCODED BIT STREAMS INCLUDING START CODE DETECTION AND METHODS RELATING THERETO | 09/770,157 | 26-Jan-2001 | | |